Eliza, old queer aunt

>rosenbridge coprocessor

the via CPU is a RISC CPU at its heart

and the alternate instruction set was documented

· SubwayTooter · 0 · 1 · 4

@Elizafox tbh a lot of modern processors *are* like that

the C3 was crazy enough to let you twiddle inside of it

@calvin yeah if you set the ALTINST MSR to 1, which some broken BIOSes probably do. The mitigation is shit simple.

Sign in to participate in the conversation
Interlinked MST3K

This is a Mastodon instance run by the Interlinked Foundation, a 501(c)(3) non-profit devoted to eliminating discrimination. We are an instance that blocks authoritarian political violence, ultra-nationalism, fascism, the alt-right, Stalinism, and authoritarian ideology in general. It's intended to be a safe place for those tired of violent rhetoric as well as a place safe from discrimination.